



OSFP-2Q112-800GB-AEC5M-AR-SKY

Arista Networks® Compatible 800GBase-AEC OSFP to 2xQSFP112 Active Electrical Cable (AEC, 5m, CMIS 5.0)

Product Description

This is an Arista Networks® compatible 800GBase-AEC QSFP to 2xQSFP112 active electrical cable that operates over active copper with a maximum reach of 5.0m (16.4ft). It has been programmed, uniquely serialized, and data-traffic and application tested to ensure it is 100% compliant and functional. This active electrical cable is built to comply with MSA (Multi-Source Agreement) standards. We stand behind the quality of our products and proudly offer a limited lifetime warranty.

Skylane's transceivers are RoHS compliant and lead-free.

Features:

- OSFP MSA Compliant
- CMIS 5.0
- QSFP MSA Compliant
- Enables 800Gbps to 2x400Gbps Transmission
- Single 3.3V Power Supply
- Power Consumption: 12W OSFP Side, 6.5W QSFP Side
- RoHS Compliant and Lead-Free
- Operating Temperature: 0 to 70 Celsius



Applications:

- 800GBase Ethernet

For your product safety, please read the following information carefully before any manipulation of the transceiver:



ESD

This transceiver is specified as ESD threshold 1kV for SFI pins and 2kV for all others electrical input pins, tested per MIL-STD-883G, Method 3015.4 /JESD22-A114-A (HBM). However, normal ESD precautions are still required during the handling of this module.



LASER SAFETY

This is a Class1 Laser Product according to IEC 60825-1:2007. This product complies with 21 CFR 1040.10 and 1040.11 except for deviations pursuant to Laser Notice No. 50, dated (June 24, 2007).

The optical ports of the module need to be terminated with an optical connector or with a dust plug in order to avoid contamination.

General Specifications

Parameter		Symbol	Min.	Typ.	Max.	Unit	Notes
Storage Temperature		Tstg	-40		85	°C	
Operating Case Temperature		Tc	0		70	°C	
Relative Humidity		RH			85	%	
Maximum Power Supply Voltage			-0.5		3.6	V	
Power Supply Voltage			3.135	3.3	3.465	V	
Data Rate		DR		800		Gbps	
Power Consumption	800G OSFP Side	PC			12	W	
	400G QSFP112 Side	PC			6.5	W	

OSFP Pin Descriptions


Pin	Symbol	Name/Description	Logic	Plug Sequence	Direction	Notes
1	GND	Module Ground.		1		
2	Tx2+	Transmitter Data Non-Inverted.	CML-I	3	Input from Host	
3	Tx2-	Transmitter Data Inverted.	CML-I	3	Input from Host	
4	GND	Module Ground.		1		
5	Tx4+	Transmitter Data Non-Inverted.	CML-I	3	Input from Host	
6	Tx4-	Transmitter Data Inverted.	CML-I	3	Input from Host	
7	GND	Module Ground.		1		
8	Tx6+	Transmitter Data Non-Inverted.	CML-I	3	Input from Host	
9	Tx6-	Transmitter Data Inverted.	CML-I	3	Input from Host	
10	GND	Module Ground.		1		
11	Tx8+	Transmitter Data Non-Inverted.	CML-I	3	Input from Host	
12	Tx8-	Transmitter Data Inverted.	CML-I	3	Input from Host	
13	GND	Module Ground.		1		
14	SCL	2-Wire Serial Interface Clock.	LVC MOS-I/O	3	Bi-Directional	1
15	Vcc	+3.3V Power.		2	Power from Host	
16	Vcc	+3.3V Power.		2	Power from Host	
17	LPWn/PRSn	Low-Power Mode/Module Present.	Multi-Level	3	Bi-Directional	2
18	GND	Module Ground.		1		
19	Rx7-	Receiver Data Inverted.	CML-O	3	Output from Host	
20	Rx7+	Receiver Data Non-Inverted.	CML-O	3	Output from Host	
21	GND	Module Ground.		1		
22	Rx5-	Receiver Data Inverted.	CML-O	3	Output from Host	
23	Rx5+	Receiver Data Non-Inverted.	CML-O	3	Output from Host	

24	GND	Module Ground.		1		
25	Rx3-	Receiver Data Inverted.	CML-O	3	Output from Host	
26	Rx3+	Receiver Data Non-Inverted.	CML-O	3	Output from Host	
27	GND	Module Ground.		1		
28	Rx1-	Receiver Data Inverted.	CML-O	3	Output from Host	
29	Rx1+	Receiver Data Non-Inverted.	CML-O	3	Output from Host	
30	GND	Module Ground.		1		
31	GND	Module Ground.		1		
32	Rx2+	Receiver Data Non-Inverted.	CML-O	3	Output from Host	
33	Rx2-	Receiver Data Inverted.	CML-O	3	Output from Host	
34	GND	Module Ground.		1		
35	Rx4+	Receiver Data Non-Inverted.	CML-O	3	Output from Host	
36	Rx4-	Receiver Data Inverted.	CML-O	3	Output from Host	
37	GND	Module Ground.		1		
38	Rx6+	Receiver Data Non-Inverted.	CML-O	3	Output from Host	
39	Rx6-	Receiver Data Inverted.	CML-O	3	Output from Host	
40	GND	Module Ground.		1		
41	Rx8+	Receiver Data Non-Inverted.	CML-O	3	Output from Host	
42	Rx8-	Receiver Data Inverted.	CML-O	3	Output from Host	
43	GND	Module Ground.		1		
44	INT/RSTn	Module Interrupt/Module Reset.	Multi-Level	3	Bi-Directional	2
45	Vcc	+3.3V Power.		2	Power from Host	
46	Vcc	+3.3V Power.		2	Power from Host	
47	SDA	2-Wire Serial Interface Data.	LVC MOS-I/O	3	Bi-Directional	1
48	GND	Module Ground.		1		
49	Tx7-	Transmitter Data Inverted.	CML-I	3	Input from Host	
50	Tx7+	Transmitter Data Non-Inverted.	CML-I	3	Input from Host	
51	GND	Module Ground.		1		
52	Tx5-	Transmitter Data Inverted.	CML-I	3	Input from Host	
53	Tx5+	Transmitter Data Non-Inverted.	CML-I	3	Input from Host	
54	GND	Module Ground.		1		
55	Tx3-	Transmitter Data Inverted.	CML-I	3	Input from Host	
56	Tx3+	Transmitter Data Non-Inverted.	CML-I	3	Input from Host	
57	GND	Module Ground.		1		
58	Tx1-	Transmitter Data Inverted.	CML-I	3	Input from Host	
59	Tx1+	Transmitter Data Non-Inverted.	CML-I	3	Input from Host	
60	GND	Module Ground.		1		

Notes:

- 1. Open-drain with pull-up resistor on the host.
- 2. See below for the required circuit.

OSFP Electrical Pin-Out Details




QSFP112 Pin Descriptions


Pin	Symbol	Logic	Name/Description	Notes
1	GND		Module Ground.	
2	Tx2-	CML-I	Transmitter Inverted Data Input.	
3	Tx2+	CML-I	Transmitter Non-Inverted Data Input.	
4	GND		Module Ground.	
5	Tx4-	CML-I	Transmitter Inverted Data Input.	
6	Tx4+	CML-I	Transmitter Non-Inverted Data Input.	
7	GND		Module Ground.	
8	ModSelL	LVTTL-I	Module Select.	
9	ResetL	LVTTL-I	Module Reset.	
10	VccRx		+3.3V Receiver Power Supply.	
11	SCL	LVC MOS-I/O	2-Wire Serial Interface Clock.	

12	SDA	LVC MOS-I/O	2-Wire Serial Interface Data.	
13	GND		Module Ground.	
14	Rx3+	CML-O	Receiver Non-Inverted Data Output.	
15	Rx3-	CML-O	Receiver Inverted Data Output.	
16	GND		Module Ground.	
17	Rx1+	CML-O	Receiver Non-Inverted Data Output.	
18	Rx1-	CML-O	Receiver Inverted Data Output.	
19	GND		Module Ground.	
20	GND		Module Ground.	
21	Rx2-	CML-O	Receiver Inverted Data Output.	
22	Rx2+	CML-O	Receiver Non-Inverted Data Output.	
23	GND		Module Ground.	
24	Rx4-	CML-O	Receiver Inverted Data Output.	
25	Rx4+	CML-O	Receiver Non-Inverted Data Output.	
26	GND		Module Ground.	
27	ModPrsL	LVTTL-O	Module Present.	
28	IntL/RxLOSL	LVTTL-O	Interrupt. Optionally RxLOS.	
29	VccTx		+3.3V Transmitter Power Supply.	
30	Vcc1		+3.3V Power Supply.	
31	LPMode/TxDis	LVTTL-I	Low-Power Mode/Optional Tx_Disable.	
32	GND		Module Ground.	
33	Tx3+	CML-I	Transmitter Non-Inverted Data Input.	
34	Tx3-	CML-I	Transmitter Inverted Data Input.	
35	GND		Module Ground.	
36	Tx1+	CML-I	Transmitter Non-Inverted Data Input.	
37	Tx1-	CML-I	Transmitter Inverted Data Input.	
38	GND		Module Ground.	

QSFP112 Electrical Pad Layout



Mechanical Specifications



About Skylane Optics

Skylane is a leading provider of transceivers for optical communication.

We offer an extensive portfolio for the enterprise, access, datacenter and metropolitan fiber optical market as well as for smart home applications and home networks.

We cover the European, South American and North American market with a strong partner network and have offices in Belgium, Brazil, Sweden and USA.

Our offerings are characterized by high quality and performance. In combination with our strong technical support, we enable our customers to build cost optimized network solutions.

We offer an extensive range of high-quality products including transceivers (Optical and copper), Active Optical Cable (AOC), Direct Attach Cable (DAC), Mux/Demux, Coding Box.

